| 
				
				555 time Delay Circuit:  | 
			
				| 
				
				Butterworth filter has adjustable group delay: 08/08/2002  
				EDN - Design Ideas / The Sallen-Key realization of a 5.25-MHz, 
				three-pole Butterworth filter has a gain of 2V/V and can drive 
				75O back-terminated coax with an overall gain of 1 (Figure 1). 
				Used to reconstruct component-video (Y, Pb, Pr) and RGB signals, 
				this filter has an insertion loss greater than 20 db at 13.5 MHz 
				and greater than 40 db at 27 MHz (Figure 2).. | 
			
				|  | 
			
				| 
				
				Delay line has wide duty cycle range: 06/27/2002  EDN - 
				Design Ideas / Today's digital delay lines can process pulses no 
				shorter than their delay times, and that restriction confines 
				the devices to applications in which the duty cycle remains near 
				50%. A limited range of available delays (2 to 100 nsec per tap) 
				further limits their use. Longer delay is available with 
				one-shot multivibrators of standard digital-logic families, but 
				those devices do not retain duty-c.... | 
			
				| 
				
				Delay Line implements Clock Doubler: 07/18/96 EDN-Design 
				Ideas  | 
			
				| 
				
				Delay line upgrades vintage scope: 04/18/2002  EDN - Design 
				Ideas / Vintage triggered-sweep oscilloscopes find use in many 
				applications. However, they have no internal delay line, so they 
				can't display the pulse that triggers the sweep. Moreover, early 
				laboratory scopes contain delay lines having insufficient delay 
				to display such pulses during a uniform portion of the sweep. . | 
			
				| 
				
				Delay Simulator Debugs Communications Equipment: 10/27/94 
				EDN-Design Ideas  | 
			
				| 
				
				Feedback circuit eliminates CCD driver delay mismatch : 
				09/18/03  EDN-Design Ideas / In a CCD (charge-coupled device), 
				packets of charges shift across the array. The transistor array, 
				also called a bucket-brigade shift register, receives drive from 
				a dual-phase clock signal. Dual-phase clock signals comprise two 
				synchronized clock signals that are 180� out of phase. High 
				peak-output-current CCD drivers can buffer the logic-level clock 
				signals and turn them into high-voltag...... 
 | 
			
				| 
				
				Low Voltage, High Current Time Delay Circuit: 
				 | 
			
				| 
				
				Power Off Time Delay Relay Circuit:  | 
			
				| 
				
				Relay Delay Circuit:  | 
			
				| 
				
				Smooth Tone Clickless CW Sidetone Generator: 
				 | 
			
				| 
				
				time delay circuit:  | 
			
				| 
				
				Time delay relay reduces inrush current: 03/07/2002  EDN - 
				Design Ideas / A transformer switching onto a line can sometimes 
				cause a circuit breaker to trip or a fuse to blow. This 
				phenomenon occurs even if the transformer presents no load, such 
				as when the secondary is open. The problem arises because of the 
				heavy magnetizing inrush current in the transformer. The 
				amplitude of the current depends on the instant on the ac 
				waveform at which the transformer become... . | 
			
				| 
				Time 
				Delay Relay:  | 
			
				| 
				
				Windshield Wiper Delay:  |